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Random parameter variations have been an influential factor that deciding the performance 
of a metal-oxide-semiconductor field effect transistor (MOSFET), especially in nano-scale 
regime. Thus, controlling the variation of those parameters becomes extremely crucial in 
order to attain an acceptable performance of an ultra-small MOSFET. This paper proposes 
an approach to optimally design a n-type junctionless double-gate vertical MOSFET (n-
JLDGVM) via hybrid Taguchi-grey relational analysis (GRA) with artificial neural networks 
(ANN) prediction. The device is designed using a combination of 2-D simulation tools 
(Silvaco) and hybrid Taguchi-GRA with a well-trained ANN prediction. The investigated 
device parameters consist of channel length (Lch), pillar thickness (Tp), channel doping (Nch) 
and source/drain doping (Nsd). The optimized design parameters of the device demonstrate a 
tolerable magnitude of on-state current (ION), off-state current (IOFF), on-off ratio, 
transconductance (gm), cut-off frequency (fT) and maximum oscillation frequency (fmax), 
measured at 2344.9 µA/µm, 2.53 pA/µm, 927 x 106, 4.78 mS/µm, 121.5 GHz and 2469 GHz 
respectively. 
 





For over several decades, the metal-oxide semiconductor field effect transistors (MOSFET) 
have been continually scaled down. The primary reason behind the aggressive scaling on the 
MOSFET’s dimensions is to allow hundreds of millions of transistors to be integrated in a 
single chip. The ultra-small MOSFETs increase the functionality and reduce the cost of the 
integrated circuits which provides a mutual advantage for both end users and chip 
manufacturers. The MOSFET’s scaling offers remarkable advantages for microchip 
industries such as a low cost of manufacturing, increased speed of data transfer and high 
frequency applications. Intrinsic parameter fluctuations in a scaled transistor is one of the 
important factors  to be considered for investigating the scaling parameters [1]. According to 
the latest update of International Technology Roadmap of Semiconductors (ITRS) 2013 
report [2], transistors with channel length (Lch) of 10.6 nm are required for the high 
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performance (HP) logic technology in the year 2020. The variations in Lch do contribute a 
significant impact on the transistor’s characteristics. The random number and position of 
dopants that reside in the short channel of the silicon lattice would introduce significant 
variation on the electrical characteristics such as threshold voltage (VTH), drain-to-source 
current (Ids) on-state current (ION), off-state current (IOFF) and on-off ratio. Since the Ids is an 
important parameter used for small-signal analysis of a transistor, the scaling parameter 
variation would contribute a significant impact on analog and RF properties such as 
transconductance (gm), cut-off frequency (fT) and maximum oscillation frequency (fmax). 
Previous research works have indicated that the variation in Lch and body thickness (Tbody) 
have an enormous impact on the electrical characteristics of a transistor [3-7]. Thus, scaling 
the geometrical parameters such as Lch and Tbody requires a very careful consideration for 
better transistor’s performance. 
 The intrinsic parameters fluctuations associated with random dopant distributions 
have been widely studied by many of electronic researchers and scientists. In the early study 
conducted by Hoeneison & Mad [8], it was shown that a non-uniform distribution of random 
dopant in the channel region did cause a mismatch in the VTH of a transistor. The influence 
of the random dopants on the intrinsic parameters was then analytically studied by Hagowara 
et al. [9] in order to predict the VTH variation via simple mathematical model. Furthermore, 
the impact of intrinsic parameter fluctuations in VTH has also been comprehensively 
investigated via a 3-D atomistic simulations by Asenov et al. [10-13]. Random dopant 
distributions that caused by ion implantation processes have become a dominant source of 
statistical variability in ultra-small scaled transistor technology. Thus, efficient approaches 
are definitely required to reduce the variability of the design parameters [14]. One of the 
common approaches used for analyzing the impact of the design parameter variation is 
known as design of experiment (DoE). Ramakrishnan in his report [1], has conducted a 
comparative analysis between the efficiency of Monte Carlo analysis and the DoE based on 
response surface methodology (RSM) in studying the design parameter variation on the VTH 
for  65nm MOSFETs technology node. The results indicated that the RSM requires less time 
with simulations compared to Monte Carlo technique in investigating the variability of the 
design parameters towards the VTH fluctuations. However, the variability analysis performed 
via RSM was observed to be inefficient when very large number of design parameters were 
involved due to interaction effects.  
Another statistical approach used in optimizing the parameter variation is known as 
Taguchi method. Several research reports have shown that Taguchi method was capable of 
optimizing multiple design parameters in various of transistor’s structures [15-21]. Taguchi 
method with its special orthogonal array (OA) offers lesser experiment runs and simpler DoE 
compared to RSM [22-23], but it is however limited to a single response (electrical 
characteristic) optimization. Thus, an analytical algorithm which capable of converting 
multiple responses into a single representative grade, named as grey relational analysis 
(GRA) is introduced. Through GRA, the multi-objective optimization problems of the design 
can be possibly solved by using Taguchi method. Several previous reports have proved that 
the hybrid Taguchi-GRA had a capability to solve multi-objective optimization problems in 
various engineering fields [24-31]. Although the Taguchi-GRA could optimize multiple 
responses simultaneously, it is however only capable of addressing discrete design 
parameters, rather than continuous design parameters. In other words, the Taguchi-GRA is 
only able to search optimal solutions within the specified level of design parameters. To 
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compensate this disadvantage, the artificial neural networks (ANN) is introduced to Taguchi-
GRA in which it opens the possibility to further predict and tune the design parameters for 
robust optimization solution [32-34]. This paper describes a proposed method to optimally 
design a n-type junctionless double-gate vertical MOSFET (n-JLDGVM) via hybrid 
Taguchi-GRA with artificial neural networks (ANN) prediction. The proposed work in this 
paper is organized as follows: Section 2 explains the n-JLDGVM device schematic, structure 
and simulation. Section 3 describes the simultaneous optimization of design parameters 
towards the ION, IOFF, on-off ratio, gm, ft and fmax using Taguchi-GRA. Section 4 describes 
the application of ANN prediction to further tuning the design parameters for better 
optimization solution. Finally, section 5 briefly summarizes the conclusions and future work 
of this study. 
 
DEVICE DIMENSION AND SIMULATION 
 
A 2-D process simulation flow and schematic layout for an ultrathin n-JLDGVM device are 
shown in Figure 1 and Figure 2 correspondingly. The process simulation was initiated with 
the main silicon (Si) substrate which was doped with 5 x 1018 atom/cm3 of arsenic dopant. 
The Si substrate was then etched to form a sharp ultrathin vertical pillar with a thickness of 
9nm. The thinning process of the Si-pillar was very important to enable the channel to be 
fully depleted as a certain gate-to-source voltage (Vgs) was applied, thereby modulating the 
electrical conductivity. High-k/metal-gate (HKMG) deposition was performed in which both 
sides of the ultrathin pillar were covered by the hafnium dioxide (HfO2) layer followed by 
the tungsten silicide (WSix) layer. The HKMG process is very crucial to prevent the carriers 




Figure 1. Process flow for ultra-thin n-JLDGVM device. 
 
The metal work function for the WSix layer was tuned at 4.5 eV. Finding the correct work 
function for the device is very crucial for stabilizing the VTH as well as other electrical 
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characteristics. The source/drain (S/D) region was then doped with 5 x 1018 atom/cm3 of 
arsenic dopant. The same dopant type (Arsenic) was applied to both channel and S/D region 
in order to form N N+ N (junctionless) configuration. Thus, the adversity of forming the 
intricate junction for short channel device can be totally neglected as the current conduction 
in junctionless device was governed by bulk transport phenomenon and high channel doping 
(Nch) concentration. The metallization process was then performed and any unwanted 




Figure 2. 2-D cross-section of the n-JLDGVM device. 
 
Finally, the structure was reflected in both x and y axis to form a complete n-
JLSDGM structure as depicted in Figure 3. The initial design parameters used for simulating 




Figure 3. 2-D cross-section of the n-JLDGVM device. 
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Table 1. Initial design parameters of n-JLDGVM device. 
 
Design Parameters Units Initial Value 
Channel Length, Lch nm 10 
Pillar Thickness, Lp nm 9 
Channel doping, Nch Atom/cm
3 5.0 x 1018 
S/D doping, Nsd Atom/cm
3 5.0 x 1018 
 
The n-JLDGVM device was then simulated via Atlas Silvaco module for extracting 
the electrical characteristics. In this study, the drain-to-source voltage (Vds) was supplied at 
a constant value of 0.5V while the gate-to-source voltage (Vgs) was varied from 0V to 1V. 
The device simulation involved both DC and small signal analysis in order to extract and 
compute the electrostatic, analog and RF characteristics of the device. The device simulation 
was based on the Lombardi CVT and temperature mobility model for accurate prediction of 
the behaviors of the n-JLDGVM device. The impact of high surface scattering that might 
cause the mobility degradation would be well considered by using these models. Apart from 
that, the Shockley-Read-Hall Recombination (SRH) model was applied in order to consider 
the impact of phonon transition effects on the leakage attribute of the device. Since the 
channel of the device was extremely thin, the quantum effects were considered by employing 
quantum drift-diffusion models for better accuracy of the extracted electrical characteristics. 
The device simulation conditions for the electrostatic, analog and RF characteristics of the 
device are tabulated in Table 2. 
 
Table 2. Device simulation conditions [37] 
 
Electrical Characteristics Vds (V) Vgs (V) 
VInitial VStep VFinal 
On-state Current, ION (µA/µm) 0.5 0 0.1 1.0 
Off-state Current, IOFF (pA/µm) 0.5 0 0.1 1.0 
On–off ratio 0.5 0 0.1 1.0 
Transconductance, gm (mS/µm) 0.5 0 0.1 1.0 
Cut-off frequency, fT (GHz) 0.5 0 0.1 1.0 
Maximum oscillation frequency, fmax (GHz) 0.5 0 0.1 1.0 
 
Figure 4 shows the initial Ids-Vgs transfer characteristics in both linear and log mode, 
shifting the curve towards maximum Vgs of 1V. From the curve, the extracted magnitude of 
ION, IOFF and on-off ratio are observed to be 1226.3 µA/µm, 114212 pA/µm and 0.011 x 10
6 
respectively. The transconductance (gm) is an important analog characteristic that measures 
how minimum the Vgs is needed to increase the Ids of a transistor. Generally, the gm is used 
to measure the gain, cut off frequency (fT) and maximum oscillation frequency (fmax) of an 











Apart from gm, the intrinsic capacitances such as gate-to-source capacitance (Cgs) and gate-
to-drain capacitance (Cgd) are also regarded as the main components to measure the RF 
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performance of the device. A small signal with a constant frequency (f) of 1 MHz was applied 
to the gate terminal in order to extract the magnitude of the intrinsic capacitances for 
measuring the fT and fmax of the device. The intrinsic capacitances (Cgs & Cgd) as a function 




Figure 4. Initial Plot of Ids-Vgs transfer characteristics at a constant Vds = 0.5V. 
 
 
Figure 5. Initial Plot of Cgs and Cgd as a function of Vgs at Vds = 0.5V 
 
It is observed that Cgs starts to increase as Vgs reach saturation mode. After saturation, the Cgs 
value becomes constant towards maximum Vgs. However, the Cgd is observed to be almost 
constant as the gate bias is shifted to its maximum. The Cgs and Cgd values are desired to be 
as small as possible in order to attain much higher fT and fmax. The fT of the device can be 
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The magnitude of fT can be regarded as an excellent indicator for low-current forward transit 
time. However, it is not suitable for a performance indicator because it neglects the impact 
of the gate resistance (Rg). Thus, the fmax that includes the Rg component is proposed. The 
fmax can be regarded as the maximum frequency that allows the power gain being drawn out 






















The initial extracted electrical characteristics of the n-JLDGVM device are summarized in 
Table 3. 
 
Table 3. Initial electrical characteristics 
 
Electrical Characteristics Unit Value 
On-state Current, ION µA/µm 1226.3 
Off-state Current, IOFF pA/µm 114212 
On–off ratio N/A 0.011 x 106 
Transconductance, gm mS/µm 1.92 
Cut-off frequency, fT GHz 84.4 
Maximum oscillation frequency, fmax GHz 1935 
 
 
OPTIMAL DESIGN VIA HYBRID TAGUCHI-GREY RELATIONAL ANALYSIS 
 
Taguchi method is a well-known statistical analysis used in various engineering optimization. 
It consists of a special orthogonal array (OA) which is used to design systematic experiments. 
Due to the limitation on multi-objective optimization problems, Taguchi method is then 
incorporated with the Grey relational analysis (GRA). GRA is originally based on Grey 
theory, applicable to a system in which the model contains uncertain or incomplete 








Figure 6. Optimization Process Workflow via Taguchi-GRA 
 
L9 Orthogonal Array (OA) of Taguchi Method 
In this study, four design parameters used in constructing the n-JLDGVM device are 
optimized simultaneously via hybrid Taguchi-GRA. The investigated design parameters are 
channel length (Lch), pillar thickness (Lp), channel doping (Nch), S/D doping (Nsd) and each 
of them are varied into three different levels as shown in Table 4. 
 
Table 4. Design parameters of n-JLDGVM device. 
 
Symbols Design Parameter Units Level 1 Level 2 Level 3 
A Channel Length, Lch nm 9 10 11 
B Pillar Thickness, Lp nm 8 9 10 
C Channel doping, Nch Atom/cm
3 1x1018 5x1018 9x1018 
D S/D doping, Nsd Atom/cm
3 1x1018 5x1018 9x1018 
 
Since this design only involved four process parameters, the L9 OA of Taguchi method is 
opted for data acquisition. The electrical characteristics with the corresponding design 
parameter levels are retrieved based on the L9 OA as tabulated in Table 5. The information 
in the Table 5 is used to further analyze the impact of the design parameters on multiple 
electrical characteristics of the device. 
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Normalization and Deviation Sequences 
The magnitude of ION, IOFF, on-off ratio, gm, fT and fmax are then normalized based on their 
corresponding type of problems. For instance, ION, on-off ratio, gm, fT and fmax are always 
desired to be as large as possible, thus the experimental data should be normalized using 
larger-the-better (LTB) type of problem.  
 



















A B C D 
1 1 1 1 1 2328.5 2.47 942.7 4.71 120.6 2455 
2 1 2 2 2 2500.6 43.2 57.9 4.61 115.8 2270 
3 1 3 3 3 2369 242511 0.0098 3.39 73.2 1737 
4 2 1 2 3 1117 57923 0.019 1.8 103.6 2305 
5 2 2 3 1 1594.5 2735787 0.00058 2.02 89.2 1994 
6 2 3 1 2 838.8 2112.2 0.397 1.69 80.3 1818 
7 3 1 3 2 1180.5 613.6 1.9 2.39 59.3 1571 
8 3 2 1 3 456.1 14.2 32.1 1.74 43 1273 
9 3 3 2 1 815.9 12774 0.06 1 53.9 1491 
 
In contrast, the magnitude of IOFF is always desired to be as small as possible, hence its 
corresponding experimental data should be normalized using smaller-the-better (STB) type 



























 STB         
where xi*(k) and xi(k) are the sequence after data pre-processing and comparability 
sequence. After the normalization process, the deviation sequences of each experiment rows 
are then computed. The ∆oi (k) represents the deviation sequence of the reference sequence 
xo* (k) and the comparability sequence xi*(k) and it can be computed by using: 
|)()(|)( ** kxkxk iooi           
where the reference sequence xo* (k) is equal to 1. Table 6 tabulates the deviation sequences 
of all the electrical characteristics that correspond to their type of problems. 
 
Grey Relational Coefficient and Grade 
From the computed deviation sequences in Table 4, a Grey relational coefficient (GRC) is 















         
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where ξ is a n identification coefficient, ∆max is a maximum absolute difference and ∆min is a 
minimum absolute difference. The value of ξ is fixed to 0.5 due to the fact that all the design 
parameters are given an equal preference. 
 
Table 6. Deviation Sequences Based on L9 OA of Taguchi-GRA 
 
Exp. no Deviation Sequence, ∆oi (k) 
∆oi (ION) ∆oi (IOFF) ∆oi (On-off ratio) ∆oi (gm) ∆oi (fT) ∆oi (fmax) 
1 0.084177 0 0  0 0 
2 0 1.49E-05 0.938581 0.026954 0.061856 0.156514 
3 0.064368 0.088643 0.99999 0.355795 0.610825 0.607445 
4 0.676742 0.021171 0.99998 0.784367 0.219072 0.126904 
5 0.443189 1 1 0.725067 0.404639 0.390017 
6 0.812815 0.000771 0.999579 0.814016 0.51933 0.538917 
7 0.645684 0.000223 0.997985 0.625337 0.789948 0.747885 
8 1 4.29E-06 0.965949 0.800539 1 1 
9 0.824016 0.004668 0.999937 1 0.859536 0.815567 
 
Based on the computed GRC, the Grey relational grades (GRG) are simply measured by 
taking the average of all the GRC of the electrical characteristics. The rank of each 
experiment is determined based on the highest calculated GRG. The experiment rows with 
higher GRG imply that the corresponding level of the design parameters have a better quality 
of multi-response characteristics. Table 7 shows the calculated GRC, GRG and their ranks 
for each of the experiment rows. 
 




GRC GRG (γi) 
 
Rank 
ξi (ION) ξi (IOFF) ξi (on-off 
ratio) 
ξi (gm) ξi (fT) ξi (fmax) 
1 0.855905 1 1 1.053908 1 1 0.984969 1 
2 1 0.99997 0.347565 1 0.889908 0.761598 0.833174 2 
3 0.885947 0.849411 0.333336 0.615748 0.450116 0.45149 0.597675 4 
4 0.424902 0.959377 0.333338 0.410283 0.695341 0.797571 0.603469 3 
5 0.530116 0.333333 0.333333 0.430143 0.552707 0.561787 0.456903 9 
6 0.380861 0.99846 0.333427 0.401026 0.490518 0.48127 0.51426 5 
7 0.436421 0.999553 0.333782 0.468263 0.387612 0.400678 0.504385 6 
8 0.333333 0.999991 0.341076 0.405181 0.333333 0.333333 0.457708 8 
9 0.377639 0.99075 0.333347 0.351303 0.367773 0.380064 0.466813 7 
 
GRG for the Level of Design Parameters 
According to Table 6, the experiment row no. 1 exhibits the highest GRG, implying it has 
the best multi-response characteristics among other rows. The GRGs at multiple levels can 
be separated out since the DoE of L9 Taguchi method is orthogonally distributed. For 
instance, the average of GRG for level 1 of the parameter A (channel length) is calculated 
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based on the allocation of level 1 in the parameter A’s column as shown in Table 5. In this 




 A          
The similar step was repeated for the remaining design parameters. All the calculated GRG 
for each level of design parameters are tabulated in Table 8. The GRGs for each design 
parameters are then transformed into parameter effect plots for better data interpretation as 
depicted in Figure 7. 
 
Table 8. Average GRG by level of design parameters 
 
Symbols Design Parameters Grey Relational Grade 
Level 1 Level 2 Level 3 
A Channel Length, Lch 0.80527 0.52488 0.47630 
B Pillar Thickness, Lp 0.69761 0.58259 0.52624 
C Channel doping, Nch 0.65231 0.63448 0.51965 




Figure 7. Parameter effect plot of GRG for multi-response characteristics. 
 
The level of design parameters that demonstrated the highest GRG was regarded as the 
optimal parameter level for n-JLDGVM device. Based on the plots, it is observed that the 
most optimum levels of the design parameters are A1B1C1D1.  
 
Analysis of Variance (ANOVA) for GRG 
The significance of each design parameters towards the GRG can be determined via analysis 
of variance (ANOVA). In this study, ANOVA was utilized to separate the total variability of 
the GRGs measured by the sum of the squared deviations from the overall mean of GRGs. 
The sum of squares (SS) of each design parameter and error were then transformed into 
percentage contribution which provided the level of significance for each design parameter 
towards the GRG. In general, the ANOVA table comprises specific parameters such as sum 
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of squares (SSQ), degree of freedom (DF), variance or mean square (MS), F-value and 
contribution of a parameter. The total sum of the squared deviation (SST) from the overall 









mjTSS           
where p is the number of the experiments in the OA and γj is the mean of the GRG for j
th 
experiment. The SST can be disintegrated into the sum of the squared deviations of a design 
parameter (SSq) and the sum of the squared deviations of errors (SSe). The SSq of a design 














)( )(          
where X represents a design parameter, k is the number of levels for the GRG, j is the level 
of GRG and γXj is the GRG of a certain level of the design parameter. Meanwhile, the SSe 






SS Te         
where SST is the total sum of the squared deviation, m is the number of factors and k is the 
number of levels for the GRG. The mean squares of a factor (MSq) and an error (MSe) were 
then calculated by dividing their sum of squares with their corresponding degree of freedom 












MS ee          
where SSq(X) is the sum of squared for a design parameter and DF is the degree of freedom 
for a design parameter. Subsequently, the F-test was performed to recognize which design 
parameters contributed a significant impact on GRG. The large value of F normally implied 
that the variation in a certain design parameter had a major effect on the GRG. The F-value 









)(          
where MSq(X) is the mean squares of a certain factor and MSe is the mean squares of error. 









)(          
where SSq(X) is the sum of squares for a design parameter and SSq(T) is the total sum of square 
for all the design parameter including the error. The completed results of ANOVA and the 
percentage contribution of the design parameters on GRG are shown in Table 9 and Figure 8 
respectively. According to Figure 8, the most significant design parameter is channel length 
(Lch) with approximately 50.1% parameter effect on GRG, followed by followed by pillar 
thickness with 24.3% parameter effect on GRG and channel doping with 16.5% factor effect 
on GRG. The least significant design parameter is found to be S/D doping with approximately 
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6.1% parameter effect on GRG. Thus, S/D doping can be regarded as an adjustment 
parameter to tune the overall n-JLDGVM’s performance since it has the least impact on 
GRG. 




DF SSQ MS F-ratio Percentage 
contribution, ρ (%) 
A Channel 
Length, Lch 
2 0.094459 0.04723 24.80878 50.11874 
B Pillar 
Thickness, Lp 
2 0.045766 0.022883 12.02009 24.28301 
C Channel 
Doping, Nch 
2 0.031102 0.015551 8.168659 16.50234 
D S/D Doping, 
Nsd 
2 0.011432 0.005716 3.002474 6.065605 
- Error 3 0.005711 0.001904 - 3.030303 









Confirmation test is performed to confirm the optimum level of the design parameters 
predicted by L9 OA of Taguchi-GRA with the actual simulation results. The optimum 
parameter levels that yield the largest GRG are A1B1C1D1. Table 10 shows the optimum 
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Table 10. Optimum level of design parameters via Taguchi-GRA. 
 
Symbol Design Parameter Units Optimum Value 
A Channel Length, Lch nm 9 
B Pillar Thickness, Lp nm 8 
C Channel doping, Nch Atom/cm
3 1x1018 
D S/D doping, Nsd Atom/cm
3 1x1018 
 
The n-JLDGVM device was re-simulated using the predicted design parameters in Table 10. 









mim           
The improvements in GRG with optimized design parameters for multi-response 
characteristics are summarized in Table 11. 
 
Table 11. Improvements in GRG and multiple electrical characteristics with optimum 
design parameters. 
 
Condition Description Before 
Optimization  
After Optimization using L9 OA 
of Taguchi-GRA 
Level A2B2C2D2 A1B1C1D1 
GRG 0.636785 0.984969 
On-state Current, ION 
(µA/µm) 
1226.3 2328.5 
Off-state Current, IOFF 
(pA/µm) 
114212 2.47 








frequency, fmax (GHz) 
1935 2455 
 
From Table 11, the GRG of the design parameters after optimization was improved by 
approximately 35% compared to the GRG before optimization. The largest GRG after the 
optimization implied that the predicted design parameters were the best combination for 
achieving significant improvements on ION, IOFF, on-off ratio, gm, fT and fmax of the n-
JLDGVM device. The results show that the ION, on-off ratio, gm, fT and fmax are improved by 
47%, 99.9%, 59%, 30% and 21% respectively. Moreover, the IOFF of n-JLDGVM device 
after optimization is approximately 451098 times smaller than the IOFF before optimization. 
Thus, the hybrid L9 OA of Taguchi-GRA can be regarded as an efficient optimization 
approach for solving multiple electrical characteristics of the n-JLDGVM device. 
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OPTIMAL DESIGN VIA EXTENDED ANALYSIS WITH ARTIFICIAL NEURAL 
NETWORKS PREDICTION 
 
This section describes an extended analysis to further optimize the design parameters towards 
ION, IOFF, on-off ratio, gm, fT and fmax of the n-JLDGVM device with the aid of artificial neural 
networks (ANN) prediction. In previous section, S/D doping (Nsd) has been identified as the 
least significant parameter on the GRG. Any changes in S/D doping would not contribute 
much effect on the GRG. Hence, S/D doping is selected as an adjustment parameter to tune 
the GRG for better electrical characteristics of the device. This extended analysis consists of 
two stages which are the GRG computation for 18 trials and the ANN training based on 
Levenberg-Marquardt back propagation (LMBP) algorithm. Figure 9 depicts the process 
workflow for the extended analysis. 
 
18 Sets of Experiment for GRG Computation 
The extended analysis initiates with the design of 18 sets of experiment in which the 
adjustment parameter (S/D doping) is varied into 18 different values. The other design 
parameters are fixed to their optimum value as predicted by the previous Taguchi-GRA 
approach. The electrical characteristics with the corresponding design parameter levels are 
obtained based on the 18 experiment rows as shown in Table 12. The retrieved data in Table 
12 is then employed to compute the GRC for each of experiment row. From Table 12, the 
electrical characteristics of n-JLDGVM device are normalized based on their corresponding 
types of problem by using (4) and (5). The normalized data are then pre-processed by 
measuring the deviation sequences, ∆oi (k) using (6). Table 13 summarizes the computed 




Figure 9. Optimization Process Workflow via extended analysis with a well-trained ANN 
prediction. 
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1 9 8 1x1018 1x1018 2328.5 2.47 942.7 4.714 120.61 2454.99 
2 9 8 1x1018 1.4x1018 2331 2.478 940.7 4.721 120.72 2456.69 
3 9 8 1x1018 1.6x1018 2332.6 2.483 939.3 4.725 120.75 2457.44 
4 9 8 1x1018 1.8x1018 2334.3 2.489 938.3 4.73 120.84 2458.71 
5 9 8 1x1018 2x1018 2335.7 2.491 937.7 4.736 120.92 2459.91 
6 9 8 1x1018 2.2x1018 2336.9 2.494 936.8 4.739 120.96 2460.6 
7 9 8 1x1018 2.4x1018 2337.7 2.497 936.3 4.742 120.99 2461.25 
8 9 8 1x1018 2.6x1018 2338.6 2.499 935.9 4.745 121.05 2462.07 
9 9 8 1x1018 2.8x1018 2339.2 2.5 935.6 4.747 121.07 2462.5 
10 9 8 1x1018 3x1018 2340.2 2.501 935.5 4.753 121.2 2464.06 
11 9 8 1x1018 3.2x1018 2340.3 2.503 935.2 4.751 121.11 2463.29 
12 9 8 1x1018 3.4x1018 2340.8 2.502 935.6 4.753 121.15 2463.88 
13 9 8 1x1018 3.6x1018 2341.2 2.502 935.8 4.755 121.18 2464.29 
14 9 8 1x1018 3.8x1018 2341.6 2.497 937.8 4.756 121.2 2464.61 
15 9 8 1x1018 4x1018 2341.9 2.491 940.3 4.759 121.21 2464.91 
16 9 8 1x1018 4.2x1018 2342.2 2.487 941.9 4.759 121.23 2465.24 
17 9 8 1x1018 4.4x1018 2342.5 2.486 942.3 4.761 121.25 2465.51 
18 9 8 1x1018 4.6x1018 2342.7 2.489 941.3 4.762 121.27 2465.77 
 
 
The computed deviation sequences are analyzed by identifying the maximum and minimum 
absolute difference, denoted as ∆max and ∆min respectively. Based on the information, the 
GRC can be then calculated by using (7). Finally, the GRG for each experiment row is 
measured by averaging the GRC of all the electrical characteristics. Table 14 lists all the 
calculated GRC, GRG and their ranks for each of the experiment rows. The experiment rows 
with higher GRG imply that the respective combinational levels of the design parameters 
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Deviation Sequence, ∆oi (k) 
∆oi (ION) ∆oi (IOFF) ∆oi (On-off 
ratio) 
∆oi (gm) ∆oi (fT) ∆oi (fmax) 
1 1 0 0 1 1 1 
2 0.823944 0.242424 0.266667 0.854167 0.833333 0.842301 
3 0.711268 0.393939 0.453333 0.770833 0.787879 0.772727 
4 0.591549 0.575758 0.586667 0.666667 0.651515 0.654917 
5 0.492958 0.636364 0.666667 0.541667 0.530303 0.543599 
6 0.408451 0.727273 0.786667 0.479167 0.469697 0.479592 
7 0.352113 0.818182 0.853333 0.416667 0.424242 0.419295 
8 0.288732 0.878788 0.906667 0.354167 0.333333 0.343228 
9 0.246479 0.909091 0.946667 0.3125 0.30303 0.30334 
10 0.176056 0.939394 0.96 0.1875 0.106061 0.158627 
11 0.169014 1 1 0.229167 0.242424 0.230056 
12 0.133803 0.969697 0.946667 0.1875 0.181818 0.175325 
13 0.105634 0.969697 0.92 0.145833 0.136364 0.137291 
14 0.077465 0.818182 0.653333 0.125 0.106061 0.107607 
15 0.056338 0.636364 0.32 0.0625 0.090909 0.079777 
16 0.035211 0.515152 0.106667 0.0625 0.060606 0.049165 
17 0.014085 0.484848 0.053333 0.020833 0.030303 0.024119 
18 0 0.575758 0.186667 0 0 0 
 
Table 14. Grey relational coefficients and grades based on 18 sets of experiment. 
 
Exp. no. GRC GRG (γi) 
 
Rank 
ξi (ION) ξi (IOFF) ξi (on-off 
ratio) 
ξi (gm) ξi (fT) ξi (fmax) 
1 0.333333 1 1 0.333333 0.333333 0.333333 0.555556 10 
2 0.37766 0.673469 0.652174 0.369231 0.375 0.372495 0.470005 15 
3 0.412791 0.559322 0.524476 0.393443 0.388235 0.392857 0.445187 18 
4 0.458065 0.464789 0.460123 0.428571 0.434211 0.432932 0.446448 17 
5 0.503546 0.44 0.428571 0.48 0.485294 0.479111 0.46942 16 
6 0.550388 0.407407 0.388601 0.510638 0.515625 0.510417 0.480513 14 
7 0.586777 0.37931 0.369458 0.545455 0.540984 0.543895 0.494313 13 
8 0.633929 0.362637 0.35545 0.585366 0.6 0.592959 0.521724 12 
9 0.669811 0.354839 0.345622 0.615385 0.622642 0.622402 0.53845 11 
10 0.739583 0.347368 0.342466 0.727273 0.825 0.759155 0.623474 7 
11 0.747368 0.333333 0.333333 0.685714 0.673469 0.684879 0.57635 9 
12 0.788889 0.340206 0.345622 0.727273 0.733333 0.740385 0.612618 8 
13 0.825581 0.340206 0.352113 0.774194 0.785714 0.784571 0.64373 6 
14 0.865854 0.37931 0.433526 0.8 0.825 0.822901 0.687765 5 
15 0.898734 0.44 0.609756 0.888889 0.846154 0.8624 0.757656 4 
16 0.934211 0.492537 0.824176 0.888889 0.891892 0.910473 0.823696 3 
17 0.972603 0.507692 0.903614 0.96 0.942857 0.953982 0.873458 1 
18 1 0.464789 0.728155 1 1 1 0.865491 2 
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A Well-Trained ANN Prediction 
Artificial neural networks (ANN) are defined as computational systems specifically designed 
to emulate a simulation for neurons of biological nervous systems. The ANN in this study is 
based on Levenberg-Marquardt back propagation (LMBP) algorithm. The LMBP is preferred 
due to its faster training time. A network topology of the ANN based on LMBP consists of 
one neuron for S/D doping parameter in input layer, 10 neurons for single hidden layer and 
one neuron for single output layer which expressing a relationship between input and output 
layers as clearly shown in Figure 10. The network performance is evaluated via training and 
testing of a set of data. The quality of prediction is determined by computing the mean 
squared error (MSE) of the predicted values from the actual measured data. MSE provides. 
The tested data set with smaller MSE implies the better quality of the prediction. The MSE 












         
where Ft is the predicted value and At is the actual value. The neuron model for the hidden 
layer of the LMBP network is based on hyperbolic tangent sigmoid transfer function 
“Tansig”, while the neuron model for the output layer is based on linear transfer function 
“Pureln”. Therefore, the network outputs can take on any value and not limited between 0 
and 1 as the neuron’s net input goes from negative to positive infinity. The best quality of 
multiple electrical characteristics of the n-JLDGVM device is determined based on the 
highest predicted GRG. The division of the experimental data are set up in which four input 
vectors and a target vector are randomly allocated with 70% used for training, 15% for 
validation and 15% for testing. For small data sets, it is recommended to use 70:15:15 ratio 
for 10 fold cross-validation method in order to prevent overfitting. The 10 fold cross-
validation method is preferred over the leave-one-out cross validation method because it only 
requires less number of training. Leave-one-out would produce better results in small data 
sets but time consuming. For instance, the training using 10 fold cross-validation method 
with 70:15:15 ratio only requires seven iterations at 0.00 seconds. The linear regression 
between the network output and the corresponding target for 18 sets of experimental data is 
depicted in Figure 11.  
 
 
Figure 10. The LMBP Network Topology. 





Figure 11. The Regression Plot for LMBP Algorithm 
 
Table 15 shows the prediction outputs of the 18 sets of experiments based on LMBP 
algorithm. The predictive capability of the developed ANN is evaluated by computing the % 
net error in the prediction of GRG for 18 experimental rows. The maximum and minimum 
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Table 15. Predicted GRGs via well-trained ANN. 
 
Exp. No. Actual GRG Predicted GRG via ANN Net Error Net Error (%) 
1 0.555556 0.447571066 0.10798449 10.8 
2 0.470005 0.450804852 0.019199892 1.92 
3 0.445187 0.453782798 0.008595579 0.86 
4 0.446448 0.458290435 0.011842163 1.18 
5 0.46942 0.465050056 0.004370404 0.44 
6 0.480513 0.475046003 0.005466664 0.55 
7 0.494313 0.489526265 0.004786825 0.48 
8 0.521724 0.50988844 0.011835113 1.18 
9 0.53845 0.537356807 0.001093213 0.11 
10 0.623474 0.572406107 0.051068087 5.11 
11 0.57635 0.614085874 0.037736199 3.77 
12 0.612618 0.659691314 0.047073335 4.71 
13 0.64373 0.705263338 0.061533556 6.15 
14 0.687765 0.746854196 0.059089066 5.91 
15 0.757656 0.781785669 0.024130168 2.41 
16 0.823696 0.809134244 0.014561993 1.46 
17 0.873458 0.829392068 0.04406609 4.41 
18 0.865491 0.843790076 0.021700602 2.17 
 
After the network has been trained, tested and validated, the GRG for the S/D doping with 
the concentration range from 4.8 x1018 atom/cm3 to 9.8 x1018 atom/cm3 are then predicted. 




Figure 12. Predicted GRG for Multiple Level of S/D Doping via ANN 
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Based on the results, the S/D doping is increasing linearly with the predicted GRG at the 
beginning. After reaching 9.8 x1018 atom/cm3 of doping concentration, the value of predicted 
GRG begins to saturate as higher doping concentration being applied.  The optimal device 
with S/D doping of 9.8 x1018 atom/cm3 exhibits the largest predicted GRG which is measured 
at 0.8734. In this case, GRG is utilized as a single unit representing the six electrical 
characteristics (ION, IOFF, on-off ratio, gm, fT and fmax) of the device. Thus, it can be concluded 
that the most optimum value for channel length (Lch), pillar thickness (Tp), channel doping 
(Nch) and source/drain doping (Nsd) are 9nm, 8nm, 1x10
18 atom/cm3 and 9.8 x1018 atom/cm3 
respectively. In the next sub-section, these design parameter values predicted by a well-
trained ANN will be re-simulated for verification.  
 
Verification Test 
Verification test is carried out to justify the optimum design parameters predicted by the 
ANN prediction with the actual simulated results. Table 16 summarizes the simulation results 
before optimization, after optimization via L9 OA of Taguchi-GRA and after optimization 
via L9 OA of Taguchi-GRA with ANN prediction. It is observed that the device optimized 
using Taguchi-GRA with ANN demonstrates an approximate 48% increase in ION magnitude. 
Although, the device optimized via L9 OA of Taguchi-GRA with ANN prediction 
demonstrates a marginal decrease in on-off ratio for approximately 1.4% compared to the 
analysis without ANN prediction, it still exhibits a slightly 1.5% increase in gm magnitude 
which is considerably good for operational transconductance amplifiers.  Apart from gm, the 
fT of the n-JLDGVM device is also increased by approximately 31% via Taguchi-GRA with 
ANN prediction. The magnitude of fT significantly relies on the magnitude of gm since the 
variation of intrinsic capacitances is almost indistinct. Smaller value of parasitic capacitances 
is significantly required to gain much higher fT for high frequency RF applications. Similar 
trend is also observed in fmax in which its magnitude is increased by approximately 22% after 
being optimized using Taguchi-GRA with ANN prediction.  
 
Table 16. Overall optimization results for n-JLDGVM device. 
 






L9 OA of 
Taguchi-GRA 
After optimization via 
L9 OA of Taguchi-
GRA with ANN 
prediction 
Channel Length, Lch nm 10 9 9 
Pillar Thickness, Lp nm 9 8 8 
Channel Doping, Nch Atom/cm
3 5x1018 1x1018 1x1018 
S/D Doping, Nsd Atom/cm
3 5x1018 1x1018 9.8x1018 
On-state Current, ION  µA/µm 1226.3 2328.5 2344.9 
Off-state Current, IOFF  pA/µm 114212 2.47 2.53 
On –off ratio - 0.011 x 106 940 x 106 927 x 106 
Transconductance, gm  mS/µm 1.92 4.71 4.78 
Cut-off frequency, ft  GHz 84.4 120.6 121.5 
Maximum oscillation 
frequency, fmax  
GHz 1935 2455 2469 
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There is a marginal improvement on the several performances of the device after the 
predictive analysis via ANN in which the magnitude of ION, gm, ft and fmax are slightly 
increased by ~0.7%, ~1.5%, ~0.7% and ~0.6% respectively compared to optimization 
without ANN prediction. However, the on-off ratio of the device experiences a marginal 
decline by approximately 1.3% compared to optimization without ANN prediction. This is 
predominantly due to the fact that the magnitude of IOFF always becomes larger as the ION is 
increased. Therefore, the main function of GRA is to assist the optimization process in 
finding the best level of design parameters for more tolerable and balanced electrical 
characteristics. With the aid of ANN, the more robust solutions could be predicted even at 
the outside of specified upper and lower boundaries. Hence, it can be concluded that the L9 
OA of Taguchi-GRA with ANN prediction is one of the effective approaches to 
simultaneously optimize multiple design parameters for better and more tolerable n-





In summary, a proposed optimization approach which incorporates Taguchi method, Grey 
relational analysis (GRA) and artificial neural networks (ANN) prediction has been 
employed for optimal design of n-type junctionless vertical double-gate MOSFET (n-
JLDGVM). The optimization process involves four design parameters which are channel 
length (Lch), pillar thickness (Tp), channel doping (Nch) and source/drain doping (Nsd). The 
primary objective of the optimization is to predict the most optimum design parameters for 
the feasible magnitude of ION, IOFF, on-off ratio, gm, ft and fmax for n- JLDGVM device. The 
key idea of this proposed approach is to merge multiple electrical characteristics into a single 
unit called Grey relational grade (GRG). The L9 OA of Taguchi method is then utilized to 
predict the largest GRG and the adjustment parameter. The optimization process is further 
enhanced by tuning the adjustment parameter (Nsd) with the aid of ANN prediction based on 
Levenberg-Marquardt back propagation (LMBP) algorithm. Finally, the most optimum 
design parameters and electrical characteristics of the device have been successfully revealed 
based on the largest predicted GRG which is 0.8734. Thus, it can be concluded that the L9 
OA of Taguchi-GRA with ANN prediction is an effective approach to simultaneously 
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